nios2
Here are 35 public repositories matching this topic...
Matrix multiplication on multiple Nios II cores
- 
            Updated
            Feb 12, 2020 
- C
A sample design of Nios with on-board SDRAM for CYC1000 (a low cost Cyclone10 FPGA board)
- 
            Updated
            Jul 8, 2021 
- Verilog
FPGA SOC Mario NES in SystemVerilog. Built on a DE-10 Lite FPGA, synthesized in Quartus Prime 18.1
- 
            Updated
            Dec 16, 2021 
- Verilog
Various VGA video output projects on the NIOS II processor
- 
            Updated
            Sep 22, 2018 
- Assembly
A Deep Neural Network-inference accelerator is created in hardware. The codes for hardware is written in System Verilog. The hardware module is interfaced with NIOS computer system, thus this hardware acts as a peripheral to the computer system. The driver code to interface the hardware is written in C. Speedup compard to software is 400 times.
- 
            Updated
            Nov 18, 2020 
- SystemVerilog
Design MMU for socfpga-linux 4.11. Test with Altera DE2-115.
- 
            Updated
            Apr 13, 2017 
- Verilog
SHA-1 implementation on Nios II soft-core processor with C and SystemVerilog.
- 
            Updated
            Apr 17, 2025 
- C
SoC and Embedded Linux
- 
            Updated
            Sep 22, 2025 
- JavaScript
Trivia game programmed in Assembly using NIOS II instruction set - FINISHED BETA TESTING - VERSION 1.00 RELEASED!
- 
            Updated
            Apr 27, 2017 
- Assembly
Code from FPGA programming with the Altera Nios II
- 
            Updated
            Apr 23, 2020 
- C
Hardware Description Languages
- 
            Updated
            Jan 7, 2019 
- C
Improve this page
Add a description, image, and links to the nios2 topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the nios2 topic, visit your repo's landing page and select "manage topics."