An open source, parameterized SystemVerilog digital hardware IP library
          asic          fpga          hardware          ip          verilog          systemverilog          hardware-designs          hardware-libraries          hdl          digital-design          asic-library          fpga-library      
    - 
            Updated
            May 26, 2024 
- SystemVerilog