Skip to content
#

five-stage

Star

Here are 2 public repositories matching this topic...

Language: All
Filter by language
All 2 C++ 1 SystemVerilog 1

HafizMutahirAhmed / RV32I-5-Stage-Processor

Star 2

A fully pipelined 5-stage RV32I processor implemented in SystemVerilog. This design models instruction-level parallelism with forwarding and hazard detection, and passes all RISCOF compliance tests for the RV32I base ISA.

processor-architecture fpga processor riscv rtl vivado systemverilog hdl risc-v rv32i verilator processor-design fpga-programming arty-a7 risc-v-architecture five-stage riscof pipelined-processor rv32i-processor
  • Updated Jul 27, 2025
  • SystemVerilog

Improve this page

Add a description, image, and links to the five-stage topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the five-stage topic, visit your repo's landing page and select "manage topics."

Learn more