32-bit Superscalar RISC-V CPU
- 
            Updated
            
Sep 18, 2021  - Verilog
 
32-bit Superscalar RISC-V CPU
CPU Benchmarks Set
C++ Instruction Set Simulator for RISC-V RV32IMC & custom SIMD instructions with cache and branch predictor models, C/ASM workloads, and Python analysis tools
Forth language port of CoreMark benchmark (https://www.eembc.org/coremark)
Architecture and Performance Evaluation of EEMBC::CoreMark benchmark on BOOM CPUs (Small & Large).
Examples for cyancore framework
A stable version of nexus-am (created by jyy).
ArduinoCoreMark is a CPU performance benchmark for Arduino platform based on EEMBC CoreMark.
Add a description, image, and links to the coremark topic page so that developers can more easily learn about it.
To associate your repository with the coremark topic, visit your repo's landing page and select "manage topics."