Skip to content

Conversation

@viktor-prutyanov
Copy link

Digilent Genesys2 is quite a popular FPGA board with Xilinx Kintex-7 XC7K325T FPGA (the same as on Xilinx KC705). But Ethernet PHY on this board is Realtek RTL8211E-VL.

The example is fully working on Digilent Genesys2 after these changes.

Signed-off-by: Viktor Prutyanov <viktor@daynix.com>
Signed-off-by: Viktor Prutyanov <viktor@daynix.com>
The Genesys2 board has active-low reset instead of active-high. Also,
it hasn't UART RTS/CTS ports.

Signed-off-by: Viktor Prutyanov <viktor@daynix.com>
Signed-off-by: Viktor Prutyanov <viktor@daynix.com>
Signed-off-by: Viktor Prutyanov <viktor@daynix.com>
@viktor-prutyanov
Copy link
Author

Hello @alexforencich,

Could you please take a look?

Best regards,
Viktor Prutyanov

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant