-
🌱 I’m currently learning Embedded Systems,VLSI,IoT and Machine learning
-
💬 Ask me about Verilog, Embedded Systems
-
📫 How to reach me varun0610.kumar@gmail.com
Electronic Innovator | IT Visionary |
Hey..Varun here, an Electronic Engineer enthusiast in Embedded Systems,VLSI,IoT and Machine Learning .
For my Socials
Popular repositories Loading
-
RISC-V-32I-5-stage-Pipeline-Core
RISC-V-32I-5-stage-Pipeline-Core PublicImplementation of 5 Stage 32I RISC V Pipeline Processor.
-
RISC-V-Single-Cycle-Core
RISC-V-Single-Cycle-Core PublicThis repository consists of Load, Store and Read word data paths using a Single Cycle Core.
Verilog 3
-
-
Bi-directional-Visitor-Counter-IOT
Bi-directional-Visitor-Counter-IOT PublicGet an IoT based project on Visitor Counter
C++
-
-
Sign-Language-Recognition-and-Text-and-Speech-conversion
Sign-Language-Recognition-and-Text-and-Speech-conversion PublicAn ML model, working on sign language using Mediapipe and Kneighbors Classifier.
Python
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.

